Lookahead scheduling algorithm for input-buffered packet switches by Liu, NH et al.
Title Lookahead scheduling algorithm for input-buffered packetswitches
Author(s) Yeung, Kwan L; Liu, NH; Shi, Hai
Citation Conference Record / Ieee Global TelecommunicationsConference, 1999, v. 2, p. 1216-1221
Issued Date 1999
URL http://hdl.handle.net/10722/46199
Rights Creative Commons: Attribution 3.0 Hong Kong License
High Speed Networks 
Lookahead Scheduling Algorithm for Input-Buffered Packet Switches 
Kwan L. Yeung N. H. Liu Hai Shi 
Department of Electronic Engineering 
City University of Hong Kong 
Tat Chee Avenue, Hong Kong 
{ kyeung,nhliu}@ee.cityu.edu.hk 
Abstract 
An analytical model for evaluating the performance of 
a packet scheduling algorithm, called lookahead schedul- 
ing, is proposed in this paper. Using lookahead schedul- 
ing, each input port of a switch has B packet buffers. A 
packet arrives at an input port is scheduled for conflict- 
free transmission for up to  B time slots in advance. If 
it cannot be scheduled for transmission in the next B 
slots, the packet is immediately discarded for having 
more room for the packets arrived later on. Based on 
a set of recursive equations for obtaining buffer occu- 
pancy and probability that a packet cannot be placed 
into a buffer, analytical expressions for switch through- 
put, packet loss probability and mean packet delay are 
derived. Analytical rbul ts  are then compared with the 
simulation results and good agreement is found. 
I. In t roduc t ion  
Asynchronous Transfer Mode (ATM) is an interna- 
tional networking standard designed for cost-effective 
transfer of multimedia traffic, such as video-on-demand 
and video conferencing. Various ATM switch architec- 
tures have been proposed and studied extensively in or- 
der to  provide high performance packet switching for 
integrated ATM transport. In this paper we focus on 
input-buffered nonblocking switches with N input ports 
and N output ports. 
I t  has been found [l] that the maximum throughput of 
an input-buffered packet switch is limited to  58.6% under 
uniformly distributed traffic condition. This is because 
of the Head-of-Line (HOL) blocking phenomenon. To 
solve this problem, many queueing and scheduling tech- 
niques have been proposed aiming at maximizing switch 
throughput and minimizing mean packet delay[2]-[6]. In 
this paper, we focus on a scheduling algorithm [7] for 
switches with a single buffer queue per input port. We 
call it the lookahead scheduling algorithm. The through- 
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Fig. 1. An N x N input-buffered nonblocking switch with B buffen 
for each queue at the beginning of a time slot. The number inside 
a buffer denotes the destination of the packet it stores. 
put of the lookahead scheduling is found to  be compara- 
ble to that of using the SDR algorithm (81 by simulations 
[7]. SDR is a maximum cardinality algorithm with ex- 
tremely high time complexity of O(N4). As far as we 
know, SDR offers the best throughput and delay perfor- 
mance among various scheduling algorithms [6], [8], [9]. 
In the lookahead scheduling algorithm, each input port 
has a single queue with B buffers and each buffer can ac- 
commodate one packet (as shown in Fig. 1). Upon the ar- 
rival of a packet, it is immediately scheduled for conflict- 
free transmission for up to  B time slots in advance. If 
the scheduling effort fails, the packet is immediately dis- 
carded (instead of storing in the buffer) for having more 
room for packets arrived later on. It is shown [7] that  
the computational complexity of the lookahead schedul- 
ing algorithm is lower than that of the SDR [8], MRS [6] 
and RS (91 algorithms. However, the packet loss perfor- 
mance of the lookahead scheduling has not been consid- 
ered [7]. Unlike conventional scheduling algorithms [6], 
[8], [9], the switch using lookahead scheduling has fixed 
buffer size at each input port. Therefore packets will be 
lost due to buffer overflow even under light input traffic 
loading. 
In this paper, an analytical model for performance 
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evaluation of the lookahead scheduling algorithm is con- 
structed. Analytical expressions for the switch through- 
put, packet loss probability and mean packet delay are 
derived. In the next section, the lookahead algorithm is 
summarized. In Section 111, a pipeline implementation of 
the lookahead scheduling is described. In Section IV, the 
analytical model for evaluating the switch performance 
is constructed. Then the analytical results are compared 
with the simulation results in Section V. Finally the pa- 
per is concluded in Section VI. 
11. Lookahead Scheduling Algorithm 
A .  Data Structures 
Fig. 1 shows an N x N input-buffered nonblocking 
switch with B buffers (numbered from 1 to B )  at each 
input port. The following data structures are used in the 
lookahead scheduling algorithm: 
1. Buger State Matrix s: s = [Sij]NxB denotes the oc- 
cupancy state of the j- th buffer at input i, or buffer 
( i , j ) ,  where 
si j  = 0 if buffer (i, j) is empty; 1 if buffer (i, j) is occupied. 
2. Destination Map M: M = [mij]NxB is the packet 
destination map, where 
0 if no packet in buffer column j 
destined for output i ;  
1 if there is a packet stored in 
column j destined for output i. 
m i j  = 
A buffer column is referred to the buffers at the 
same relative position within each queue across all 
the input ports. 
B. Packet Pansmission and Packet Scheduling 
In each time slot, the lookahead scheduling algorithm 
consists of two steps, packet transmission and packet 
scheduling. These two steps are summarized by the fol- 
lowing pesudo-codes. 
Lookahead Scheduling Algorithm 
/*Packet !lkansmission*/ 
Step 1. For i = 1 to N do 
If s i j  = 1, send the packet and clear 
buffer ( i , j ) ;  
rnatriz and destination map of the 
s" ,, - 0. ,m.. ,, - 0 . / * R e s e t  buffer state 
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transmitting column. */ 
/*Packet Scheduling */ 
Step 2. For k = j + 1, j +2,...,B,1,2,..., j do 
If 3;k  = 0 and 171,k = 0, 
/* Buffer (i, k )  is available */ 
Place the packet into buffer (i, k); 
m n k  = 1; Sik = 1; Exit. 
The packet is dropped and Quit. 
Packet transmission takes place column-wise in a cyclic 
fashion. If column j is the transmitting column in cur- 
rent time slot, then column ( j  + l mod B )  becomes the 
transmitting column in the next time slot. For packet 
scheduling, the key is to make sure the packets stored 
in the same buffer column must destine to different out- 
put ports. This task is carried out by each input port 
processor. Let the current transmitting column be j. 
To schedule a packet arrived at input i with destination 
n, the input port processor searches a buffer for packet 
placement and the searching follows a column sequence 
of { j  + 1,j + 2,.  . . , B ,  1 , 2 , .  . . , j}. In the worst case, the 
last column to be searched is the transmitting column 
of the current slot. (We assume that all buffers in the 
transmitting column are available for storing packets at 
the end of a searching pass.) 
The packets arrived at the same input port may not 
be served on a FCFS (first-come-first-serve) basis. But 
it will not cause the well-known packet out-of-sequence 
problem for each end-to-end connection. This is because 
for packets destined to the same output port (thus they 
belong to the same end-to-end connection) are served on 
a FCFS basis. Therefore the packet integrity is main- 
tained. To maintain input port access fairness, the first 
port to be served in each time slot is cyclically rotated. 
That is if in the current slot we start to serve from in- 
put port i, in the next slot we start from input port 
(i + 1 mod N ) .  
111. Pipeline Implementation 
Each input port has an input port processor to carry 
out the buffer checking function. Each input port pro- 
cessor should have a speed of at least N + 1 buffer check- 
ings per time slot. This ensures that the buffers which 
are checked in the same minislot must be at different 
buffer columns. Otherwise packet output conflict may 
occur. Without loss of generality, let each time slot be 
divided into N + 1 minislots and a buffer checking can be 
completed within a minislot. An example of a time slot 
consists of 4 minislots is shown in Figure 2(a). At  the 
beginning of a minislot, each input port processor checks 
a particular buffer for possible packet placement if there 
is a waiting packet. 
1217 
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Fig. 2. A 3 x 3 switch with buffer size B = 5. Let each time slot be divided into 4 minislots and each minislot is long enough for a 
prdrat placement/checlcing. New packets aniw at the beginning of each time slot and the packet placement order is fixed to be (input 
1, input a, input 3). 
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An example is shown in Figures 2(b)-(k) for a 3 x 3 
switch. The current transmitting buffer column which 
marked by an arrow is column 1 in time slot k. At the 
beginning of time slot k, all packets in the transmitting 
column are switched to their respective outputs. Let the 
order for packet scheduling be (input 1, input 2, input 
3). In the first minislot, the packet at  input 1 is checked 
for placement at  buffer (1,2) as indicated by the tilt line 
in Figure 2(c). Since this buffer is occupied, it is passed 
to buffer (1,3) at the end of minislot 1. In minislot 2 
(Figure 2(d)), packet at  input 1 is checked for placement 
at  buffer (1,3) and packet at input 2 is checked for place- 
ment at  buffer (2,2) simultaneously (i.e. pipeline oper- 
ation). Packet at  input 2 with output 3 is successfully 
placed (as indicated by the italic number). In minislot 
3 (Figure 2(e)), packet at input 1 is checked for place- 
ment at buffer (1,4) and packet at input 3 is checked for 
placement at buffer (3,2). Both requests are rejected be- 
cause the two associated buffers are occupied. Then in 
minislot 4 (Figure 2(f)), packet at input 1 is successfully 
placed into buffer (1,5). 
Let the same order of (input 1, input 2, input 3) be 
followed for packet scheduling in time slot k + 1. At 
the beginning of time slot k + 1 (Figure 2(g)), two new 
packets arrive at inputs 1 and 2 and the transmitting 
column is rotated to column 2. The packets in column 
2 are switched to their respective outputs. The packet 
that has not been placed in time slot k and those arrived 
in time slot k + 1 are then scheduled. The packet arrived 
at  input 1 with output 1 is placed into buffer (1,3) in 
minislot 1. Meanwhile the only packet that has not been 
placed in time slot k, i.e. the packet at  input 3 with 
output 1, is placed into buffer (3,4) in the same minis- 
lot. Finally, the packet arrived at  input 2 with output 
1 is placed into buffer (2,5) in minislot 4 as shown in 
Figure 2(k). 
For input port access fairness, the input port serving 
order for different time slots should be shifted. We can 
show that the pipeline operation is still valid. From the 
above example, we can see that with the proper syn- 
chronization among input port processors, a pipeline op- 
eration of packet placement can be carried out. The 
scheduling speed of this pipeline implementation is inde- 
pendent of the buffer size (B) at each input port. That 
means the scheduling complexity will not scale up with 
the buffer size if the input port processor can perform at 
least N + 1 packet placements in each time slot. 
IV. Analytical Model 
ability X that a packet arrives. Let the destination of 
a packet be uniformly distributed to all outputs. An 
exact analysis of the lookahead scheduling algorithm is 
intractable because of the large state random variables 
involved. An approximate model which assumes a fixed 
serving priority is adopted in this paper. Under the fixed 
serving priority assumption, input i is always served be- 
fore input j if i < j. For a homogeneous traffic system 
as we considered here, the packet scheduling priority has 
no bearing on the switch throughput. Without loss of 
generality, let input 1 always have the highest schedul- 
ing priority. For simplicity, let the transmitting column 
be always represented by column 1’. Let fa, be the oc- 
cupancy of buffer ( i , ~ )  and Fl be the average buffer oc- 
cupancy of all column j buffers. We have 
(1) F - E,”=, fa, 3 - 7-
When j = 1, Fl is the switch throughput. Fl at the 
beginning of the next time slot is equal to Fl+l in the 
current time slot plus the contributions of the packets 
placed into column j + 1 in the current slot. During each 
time slot, packets arrived at different inputs are served 
one by one. Let f:, be the occupancy of buffer ( z , j )  
immediately after being considered for possible packet 
placement. Let Fi3 be the average buffer occupancy in 
column j before buffer (i, j )  being considered for possible 
packet placement. Thus F, = F1, in the same time slot. 
Let b,, be the probability that a packet cannot be 
placed into buffer (i,j), we have 
3 - 1  
f:, = f z ~  + n k k ( 1  - h,) 
k=2 
3-1 
Fr+l.j = Fi, + n h k ( 1  - h j ) / N ,  (2) 
k=2 
where a = 1 , 2 , .  . , N and j = 2 , 3 , .  , B. Note that we 
have assumed that column 1 is always the transmitting 
column. In other words, f, in the next time slot is given 
A packet cannot be placed into a buffer if (i) that 
buffer is occupied, or (ii) the buffer is not occupied but 
there is another packet in the same buffer column des- 
tines to the same output. When the second situation oc- 
curs, the destination of the new packet depends on the 
outputs of the packets in the current buffer column. It 
is important to model this dependency of packet output 
addresses among different buffer columns. Two quanti- 
ties are defined for this purpose: 
by fi, = fi,,+l. 
‘One can think that at the beginning of each time slot, we 
Assume the packets arrived at each input in each time relabel column + 1 to column j for < and column to 
slot follow an independent Bernoulli process with prob- column B .  
Global Telecommunications Conference - Globecom‘99 1219 
High Speed Networks 
Fjk’: the average buffer occupancy in column j for 
storing packets with the same output addresses as 
those in column k, where k < j .  Similarly, we can 
define F:’ as the average buffer occupancy in col- 
umn j for storing packets with the same output ad- 
dresses as those in column k before buffer ( i , j )  being 
considered for packet placement. 
b t ) :  the probability that a packet being considered 
for placement at buffer (i, j )  has an output conflict 
with a stored packet in column j (independent of if 
buffer (2, j )  is empty or not). 
Therefore, we can have 
biz = fiz + (1 - f i z ) F i z  
bi3 = f i 2  biz [ f i 3  + (1 - f i 3 ) F i 3 ]  
( 1  - f i 3 )  [ f i 2 F i 3  + ( 1  - f i ~ ) F / ; ) ]  
= f13 + 
biz  
where F,!,3)(2) is the average buffer occupancy in column 
4 for storing packets with the same output addresses as 
those in columns 3 and 2, and before the packet (if avail- 
able) arrived at input i is considered for placement. 
Let us focus on several typical cases to explain the 
above set of equations. Consider biz the probability that 
a packet cannot enter buffer (i, 2). The first term on the 
right hand side of the equation is the probability that 
buffer (i,2) is occupied. The second term is the prob- 
ability that the packet will cause an output contention 
with one of the existing packet in column 2 given that 
buffer (i, 2) is empty. 
Consider bi3.  A packet cannot be placed into buffer 
(i, 3) under two situations. First, buffer (i, 2) is occupied. 
Second, buffer (i, 2) is empty but the packet has an out- 
put contention with another packet in column 2. In case 
1 (with probability f , z / b , z ) ,  the packet’s output address 
is uniformly distributed to all N outputs. The probabil- 
ity that the packet will have an output contention with 
a packet in column 3 is Fi3. In case 2 (with probability v), the packet’s output address is uniformly dis- 
tributed to the set of output addresses occupied by pack- 
ets in column 2. Thus the probability that the packet will 
have an output contention with some packet in column 
3 is F,!32)/F2. 
The expressions for bij  where j 2 4 can be similarly 
defined but the complexity involved in solving them is 
very high. To simplify the analysis, we substitute Fi4 
and F,!4”’ for Fji’ and F,!,3)(2) respectively in b i d .  After 
rearranging, we get 
(1 - f i 4 )  [ f i 3 ~ i 4  + (1 - f i 3 ) ~ / ; ) ]  
b b i 3  
bi4 zz f i 4  + 
Following this approximation method, we can have the 
following general expression for bij  
b . .  z f . .  
nj 13 
(1 - f i j )  [ f i , j - l F i j  + (1 - fi,j-l)Fi(;-’) + ’ > (3) n;: bik 
wherei=l,2;..,N,j=2,3,...,B,B+land fi,B+I = 
0 for all i ’ s .  Notice that column B + 1 represents the 
transmitting column (i.e. column 1) after packet trans- 
mission. 
If a packet cannot be placed into buffer (i, B + l ) ,  i.e. 
By the definition of ej and making use of Eqn. (3), 
buffer (i, l), it will be discarded2. 
we have 
qj z f i j F j  
(1 - f i j )  [ f i , j - l F i j  + (1 - f i , j - l )F:-’)]  
+ nj-’ bk > (4) 
k = 2  ik  
From Eqns. (3) and (4), we have the following recursive 
equations for F$-’): 
+ b f - , , k ( l -  b i - l , j ) / i V ,  (5) F,(!-l) = F(j-1) ‘3 i - l , j  
j - 1  
k = 2  
where i = 1 ,2 , .  ’ .  , N and j = 2,3, .. . , B. Then the 
mean packet delay is given by 
B 
D = j (Fj  - Fj+l ) /F1,  (6) 
j = 1  
2Frorn our assumption that input 1 is always served with the 
highest priority, buffer ( 1 , l )  will always be empty and b l l  = 0. In 
other words, padtets arrived at input 1 will never be discarded. 
This however will not affect our subsequent derivations as we are 
only interested in the average switch performance, not a particular 
port. 
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Fig. 3. Packet loss probability vs input load X for a 10 x 10 with 
buffer sizes B = 3 and 10. 
where (Fj - Fj+l)/Fl is the probability that a packet 
needs to wait for j time slots. Using the lookahead 
scheduling, a packet can be delayed for at most B slots. 
The packet loss probability of the switch is given by 
The above set of equations can then be solved iteratively 
with an initial set of values, say, f i j  = 0, Fij = 0,F. 3 -  
0,  Fi(jk) = 0 and Fjk) = 0 for all i and j ’ s .  
V. Performance Evaluations 
The packet loss probability, switch throughput and 
mean packet delay are studied by both simulations and 
analysis in this section. We focus on a lox 10 switch with 
buffer sizes B = 3 and 10 respectively. Figs. 3 shows the 
packet loss probability PI,,, against input load A. When 
input load is light, we can see that the analytical model 
only slightly underestimates the packet loss performance 
of the switch. At X = 0.6 and B = 10, fi,,, = 5.22~ lo-’ 
from simulation and 3.41 x lo-’ from analysis. At the 
same load with B = 3, P~,,, = 6 . 4 ~  from simulation 
and 4.07 x low2 from analysis. 
Fig. 4 shows the mean packet delay versus input load. 
Both simulation results and analytical results match very 
well. At X = 0.8, mean packet delay is 4.55 time slots 
from simulation and 4.91 slots from analysis. 
k 1 0  
01 02  03 04 05  06 07 08 09  10 
Fig. 4. Mean packet delay vs input load X for a 10 x 10 switch with 
buffer sizes B = 3 and 10. 
VI. Conclusions 
In this paper, an analytical model was proposed for the 
performance evaluation of an efficient packet scheduling 
algorithm, called lookahead scheduling algorithm. Ana- 
lytical expressions for packet loss probability, throughput 
and mean packet delay were derived. Analytical results 
were compared with the simulation results and we found 
that the proposed model is very accurate in predicting 
the performance of the lookahead scheduling algorithm. 
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